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Electron Mobility in Silicon Nanowires
E. B. Ramayya, D. Vasileska, S. M. Goodnick, and I. Knezevic
Abstract— The low-field electron mobility in rectangular silicon
nanowire (SiNW) transistors was computed using a self-consistent
Poisson-Schro¨dinger-Monte Carlo solver. The behavior of the
phonon-limited and surface-roughness-limited components of the
mobility was investigated by decreasing the wire width from 30
nm to 8 nm, the width range capturing a crossover between two-
dimensional (2D) and one-dimensional (1D) electron transport.
The phonon-limited mobility, which characterizes transport at
low and moderate transverse fields, is found to decrease with
decreasing wire width due to an increase in the electron-phonon
wavefunction overlap. In contrast, the mobility at very high
transverse fields, which is limited by surface roughness scattering,
increases with decreasing wire width due to volume inversion.
The importance of acoustic phonon confinement is also discussed
briefly.
Index Terms— Silicon nanowires, surface roughness, electron
mobility
I. INTRODUCTION
Akey factor behind the growth of the semiconductor in-dustry for the past 40 years has been the continuous
scaling of the device dimensions to obtain higher integra-
tion and performance gain. According to the International
Technology Roadmap for Semiconductors (ITRS) 2005, the
scaling of CMOS technology will continue for at least another
decade [1]. Scaling trends also indicate that the devices of the
next decade will be quasi-one dimensional (Q1D) nanowires
(NW) with spatial confinement along two directions. Due to
the compatibility with the existing fabrication facilities, and
the superior performance of silicon-on-insulator (SOI) based
metal-oxide-semiconductor field effect transistors (MOSFETs)
[2], ultra-narrow SOI NWs are expected to play a critical role
in future technology nodes. Therefore, it is crucial to accu-
rately model and estimate the performance of these devices.
The low-field electron mobility is one of the most important
parameters that determine the performance of a field-effect
transistor. Due to the reduced density of states for scattering in
1D structures, the electron mobility in nanowires is expected
to increase significantly [3]. Some experimentalists [4], [5]
claim to have observed such enhancement of electron mobility
in SiNW FETs. But Kotlyar et al. [6] have shown that, in
a cylindrical SiNW, the phonon-limited mobility decreases
with decreasing diameter due to an increased overlap between
the electron and phonon wavefunctions. Recent work also
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shows that surface roughness scattering (SRS) becomes less
important in ultra small SiNWs [7].
In this work, we investigate the mobility of electrons in
a rectangular SiNW by taking into account electron scat-
tering due to acoustic phonons, intervalley non-polar optical
phonons, and imperfections at the Si-SiO2 interface, and also
discuss the importance of incorporating the confinement of
acoustic phonons in these structures. Section II describes the
device structure used in this study and the components of the
simulator employed to calculate the mobility. The simulation
results are presented in Section III, while concluding remarks
and a brief summary are presented in Section IV.
II. DEVICE STRUCTURE AND MOBILITY CALCULATION
The structure considered in this work is a long, narrow
SiNW on ultrathin SOI, similar to the channel of the device
depicted in Fig. 1 that was originally proposed by Majima
et al [8]. This ultra-narrow SOI MOSFET has a 700 nm
silicon substrate, an 80 nm buried oxide, an 8 nm thick SOI
layer and a 25 nm gate-oxide. The width of the SiNW in the
present simulation is varied from 30 nm to 8 nm, and the
channel doping is uniform at 3 × 1015cm−3. A schematic of
the device and the potential profile along the cutline CC′,
obtained by self-consistently solving the 2D Poisson and 2D
Schro¨dinger equations, are shown in Fig. 1. The large wire
length enables us to approximate it as infinite in the direction
of the current flow, so only the carriers’ lateral momenta (and
not their positions) need to be updated in the Monte Carlo
kernel. The long wire also implies that transport is diffusive
(the length exceeds carrier mean free path), which justifies the
use of semi-classical Monte Carlo simulation.
As mentioned before, only phonon scattering and surface-
roughness scattering are considered in this work. SRS was
modeled using Ando’s model [9], and the phonons were
treated in the bulk mode approximation. Since the wire is
very lightly doped, the effect of impurity scattering was not
included. A nonparabolic band model for silicon, with non-
parabolicity factor α = 0.5eV −1, was used in the calculation
of the scattering rates. The details of the simulator and the
derivation of 1D scattering rates can be found in Ref. [10];
here, we present only the final expressions used for the
scattering rates calculation.
The intravalley acoustic phonon scattering rate, assuming
elastic scattering and the equipartition approximation, is given
by
Γacnm(kx) =
Ξ2ackBT
√
m∗√
2h¯2ρυ2
Dnm (1 + 2αEf)√Ef (1 + αEf ) Θ(Ef ), (1)
where Ξac is the acoustic deformation potential, ρ is the crystal
density, and v is the sound velocity. n and m are the initial
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Fig. 1. The top panel shows the schematic of the simulated SiNW on ultrathin
SOI. The conduction band profile depicted in the bottom panel is taken along
the red cutline CC′ from the top panel. The width of the channel is 30 nm.
and final subband index, respectively, while En and Em are the
corresponding subband energies. kx is the initial wavevector
in the x-direction, in which the motion is unconfined; Ekx is
the initial (parabolic) kinetic energy associated with kx, and
Ef is the final kinetic energy, given by
Ekx =
h¯2k2x
2m∗
, (2a)
Ef = En − Em +
√
1 + 4αEkx − 1
2α
. (2b)
Dnm represents the electron-phonon wavefunction overlap
integral [6], given by
Dnm =
∫∫
|ψn(y, z)|2|ψm(y, z)|2 dy dz , (3)
where ψn(y, z) and ψm(y, z) are the electron wavefunctions
in subbands n and m, respectively.
The intervalley non-polar optical phonon scattering rate is
given by
Γopnm(kx) =
Ξ2op
√
m∗
2
√
2h¯ρω0
(
N0 +
1
2
± 1
2
)
Dnm
× (1 + 2αEf )√Ef (1 + αEf ) Θ(Ef),
(4)
where Ξop is the optical deformation potential, and Dnm
is defined in (3). The approximation of dispersionless bulk
optical phonons of energy h¯ω0 was adopted, where N0 =
[exp(h¯ω0/kBT )− 1]−1 is their average number at temper-
ature T . The Heaviside step function Θ(Ef ) ensures the
conservation of energy after scattering, so the final kinetic
energy Ef in the case of optical phonons is similar to that in the
acoustic phonon expression (2b), but with an additional ∓h¯ω0
on the right-hand-side to account for the emission/absorption
of a phonon of energy h¯ω0.
Assuming exponentially correlated surface roughness [11]
and incorporating the wavefunction deformation using Ando’s
model [9], the SRS rate is given by
Γsrnm(kx,±) =
4
√
m∗e2
h¯2
∆2Λ
2 + (q±x )2Λ2
|Fnm|2
× (1 + 2αEf )√Ef(1 + αEf ) Θ(Ef ),
(5)
where Ef is given by Eq. (2b), and ∆ and Λ are the r.m.s.
height and the correlation length of the fluctuation at the Si-
SiO2 interface, respectively. To fit the experimental data, ∆ =
0.45 nm and Λ = 2.5 nm are used in this work to characterize
the SRS due to each of the four interfaces. q±x = kx − k′x is
the transferred wavevector, where the angle between the initial
(kx) and the final (k′x) electron wavevector can only be 0 or
pi, corresponding to the ± in the superscript. The SRS overlap
integral in Eq. (5), for the top and bottom interface, is given
by
Fnm =
∫∫
dy dz
[
ψm(y, z)Em∂ψn(y, z)
∂y
+ ψn(y, z)εy(y, z)ψm(y, z)
+ ψn(y, z)En∂ψm(y, z)
∂y
]
.
(6)
The SRS rate and its corresponding overlap integral for the
two side interfaces can be obtained by interchanging y and z
in Eq. (6).
Using the wavefunctions and potential obtained from the
self-consistent Poisson-Schro¨dinger solver, the scattering rates
are calculated. The phonon deformation potentials were taken
from Ref. [12]. A Monte Carlo transport kernel [13] is used to
model electron transport in the unconfined x direction under
the influence of a very low lateral electric field. The mobility
of the electrons in the channel is then calculated from the
ensemble average of the electron velocities [13].
III. SIMULATION RESULTS
A. Validation of the Simulator
A device with a width of 30 nm [at this width, electrons
in the channel feel very weak spatial confinement along the
width direction and therefore behave like a two-dimensional
electron gas (2DEG)] was used to compare the mobility results
obtained from our simulator with the experimental data of
Koga et al. [14] for a 2DEG of the same thickness. Fig.
2 shows the calculated low-field electron mobility variation
with the transverse effective field. Although there is a good
agreement with the experimental data at high fields, we find
that the simulator overestimates the mobility in the moderate
and low-field regions, where phonon scattering dominates.
This discrepancy is due to the bulk phonon approximation used
in the calculation of the electron-phonon scattering rates, and
a similar result has been reported in ultra-thin SOI structures
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Fig. 2. Low-field mobility in a 30 nm wide SiNW as a function of the
effective transverse field, as obtained from the simulation (filled circles) and
the experiment of Koga et al. [14] for a 2D electron gas (solid line).
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Fig. 3. Variation of the field-dependent mobility with varying SiNW width.
The wire thickness is kept constant at 8 nm.
[15], [16]. The importance of including phonon confinement
in the calculation of the electron-phonon scattering rates in
nanostructures has previously been established [17], [18]. In
ultra-thin and ultra-narrow structures, the phonon spectrum
is modified due to the mismatch of the sound velocities and
dielectric constants between the wire and the surrounding ma-
terial [19], [20], in our case – silicon and SiO2. Presently, we
are working on incorporating confined acoustic phonons in the
calculation of electron-phonon scattering rates in SiNWs, and
the results will be presented in a subsequent publication. Even
for a relatively wide, 30-nm wire, preliminary results indicate
that the acoustic phonon scattering rate is significantly higher
when phonon confinement is included in the calculation.
B. Effect of Decreasing Channel Width
The variation of the field-dependent mobility with decreas-
ing channel width was investigated on a series of SiNWs,
while keeping the channel thickness at 8 nm. Fig. 3 shows
the mobility for SiNWs with the widths of 30 nm, 16 nm and
8 nm. Two important results regarding the mobility behavior
in the width range considered can be deduced from Fig. 3: (i)
the mobility at high transverse fields, which is dominated by
SRS, increases with decreasing wire width and (ii) the mobility
at low-to-moderate transverse fields, determined by phonon
scattering, decreases with decreasing wire width.
1) Effect of Bulk Phonon Scattering: Phonon scattering
variation with decreasing wire width is determined by the
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Fig. 4. Variation of the overlap integral for the lowest subband with varying
wire width, obtained from (3) at a constant sheet density of Ns = 2.9 ×
10
11cm−2.
interplay of two opposing factors: (i) reduction of the final
density of states for the electrons to scatter to, and (ii) an
increase in the electron-phonon wavefunction overlap (3). The
former results in an enhanced mobility, while the latter results
in mobility degradation. The overlap integral (3) shown in
Fig. 4 for various widths increases with a decrease in the wire
width due to an increase in the electron confinement. In narrow
wires, the increase in the electron-phonon wavefunction over-
lap dominates over the density-of-states reduction, resulting
in a net decrease in the electron mobility at low-to-moderate
transverse fields.
2) Effect of Surface Roughness Scattering: The SRS over-
lap integral given by (6) has three terms. Two are due to
deformation of the wavefunction, and the third, dominant
term depends on the strength of the field perpendicular to the
interface. Since the field normal to the side interfaces is very
weak, SRS due to these interfaces is much less efficient than
scattering due to the top and bottom ones. The decrease in SRS
with decreasing wire width can be understood by following the
behavior of the average distance (7) of the carriers from the
top interface:
〈y〉 = 1
Nl
∑
i,ν
N i,νl
∫∫
|ψνi (y, z)|2y dy dz , (7)
where Nl is the total line density and N i,νl is the line density
in the ith subband of the νth valley. In Fig. 5, we can see that
the carriers are moving away from the top interface as the
width of the wire is decreased, and are therefore not strongly
influenced by the interface. This behavior is also observed in
the case of ultrathin double-gate SOI FETs, and is due to the
onset of volume inversion [21], [22]. As the SiNW approaches
the volume inversion limit, carriers cease to be confined to the
interfaces, but are distributed throughout the silicon volume.
Fig. 6 shows the distribution of carriers in a 30 nm wire and a
8 nm wire at the same effective field; we can clearly see that
the carriers are confined extremely close to the interface in the
30 wide nm wire, whereas they are distributed throughout the
silicon layer in the case of the 8 nm wire.
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Fig. 5. Variation of the average distance of carriers from the top interface
(below the gate) for various wire widths as a function of the effective
transverse field.
Fig. 6. Electron distribution across the nanowire, for the wire width of 30
nm (left panel) and 8 nm (right panel). In both panels, the transverse field is
1 MV/cm, the wire thickness is 8 nm, and the color scale is in ×1019cm−3.
IV. CONCLUSION
The transverse-field dependence of the low-field electron
mobility in rectangular silicon nanowires was calculated using
a self-consistent 2D Schro¨dinger-Poisson–1D Monte Carlo
simulation. The effects of varying the wire width and the
relative importance of phonon scattering and surface roughness
scattering were investigated. For widths in the range between
30 nm and 8 nm, the phonon-limited mobility (dominant at
low to moderate transverse fields) was found to decrease
with decreasing nanowire width, because of the increase in
the electron-phonon wavefunction overlap. Surface roughness
scattering was found to decrease with decreasing width due to
volume inversion. At high transverse fields, volume inversion
results in an appreciable mobility enhancement.
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